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Abstract
Heterogeneous models have been alternative solution to problems involving more than one application
domain. Over the last decade, models of computation have been investigated, oﬀering new possibilities of
use in several aplications. This paper presents the Extended Dataﬂow model, an extension of the original
dataﬂow model, with support to event handling. In Extended Dataﬂow a model speciﬁcation using XML
has been developed and it is presented along with its model syntax. We discuss its operational semantics
which aims at avoiding ambiguities and inconsistency. In addition, the reuse of third party components
within the model is illustrated through the case study of a digital ﬁltering system.
Keywords: Models of Computation, Dataﬂow, XDF
1 Introduction
Over the last three decades, proposals and use of high abstraction level languages
and notations have increased. This has been a result of the development of new
methodologies and demand for new applications. Similarly, development methods
have tried to keep pace with such advance. Despite this eﬀort, requirements to
develop real-time software and, speciﬁcally, embedded software cannot be fully met
by the traditional methodologies. The existing gap has motivated the development
of new methodologies for real-time and embedded software. Characteristics such as:
concurrency, heterogeneity, and resource consumption are considered intrinsic to
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embedded software [1]. These characteristics can be suitably dealt when using such
new methodologies. Actor-based development may be envisaged as an extension
of component-based development (CBD). It has opened new design possibilities to
embedded software with the development of models of computation. These models
can be considered as a set of rules that govern the interactions between the model
components. Besides, they can be seen as conceptual framework from which larger
designs are developed through components-based composition.
Although a number of models such as dataﬂow [2,3,4], discrete events [9,10,11],
synchronous/reactive [17], process networks [24], and ﬁnite state machine [22] have
been designed, a set of application domains may not ﬁt adequately any of these
models. A solution is the creation of heterogeneous models, consisting of a com-
bination of two or more models of computation. As a result, a new model may
be suﬃciently specialized to overcome the development constraints for a speciﬁc
application niche. This paper presents Extended Dataﬂow, a heterogeneous model
designed to be used in data driven applications that requires event handling. To do
so, characteristics of the original dataﬂow model have been kept and event handling
has been supported.
Given the preceding, the XDF model and its main characteristics are discussed
in the following section. The XDF model speciﬁcation is presented in Section 3.
The use of components within the model and the component life cycle are discussed
in Section 4. A case study applying the XDF model of computation to embedded
software, i.e. a digital ﬁltering system, is made in Section 5. Related works are
discussed in Section 6. Concluding remarks are given in Section 7.
2 Extended Dataﬂow
This paper presents a heterogeneous model called Extended Dataﬂow (XDF) [13],
which has been applied to embedded software [14]. This model is an extension of
the DF model [2,3,4]. The main characteristics of the Dataﬂow model (DF) as well
as a subset of characteristics of the Synchronous Dataﬂow model (SDF) [6] have
been kept. They include:
• XDF can work synchronously or asynchronously, based on a set of parameters
deﬁned when creating a model speciﬁcation to an application.
• XDF can provide deadlock free schedules using techniques proposed by Lee and
Messerschmitt [12].
• The ﬁring conditions of XDF components are data dependent, i.e., its execution
depends upon data availability.
• The amount of data being produced and consumed by each component is known
in advance. Nevertheless, this is only possible when using the model in a syn-
chronous manner.
In addition, event handling in XDF is done in real-time since each event is
consumed as it takes place. As well, all events have an associated priority, which is
used to solve conﬂicts between two or more events occurring simultaneously. Chang
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proposed a similar model [5] by combining DF and Discrete Event (DE) models.
However, two characteristics make Changs model diﬀerent from XDF:
• The used dataﬂow model can be viewed as a generic model that has weak syn-
chronism.
• Event handling is done according to the time associated to the event, i.e., in
agreement with a global timeline within the system.
XDF has been used in embedded software development, mainly in digital signal
processing (DSP) applications [13,14,15]. To support speciﬁcations of embedded
software using the XDF model, a model speciﬁcation is used. The XDF model
spec can be viewed as a description language for the system being designed, where
components, connectors, inputs, outputs and system events are speciﬁed. XDF
model spec is further discussed in Section 3.
In a second abstraction level of the XDF model spec, components are individually
speciﬁed. For this purpose, inputs and outputs of each component are described.
In addition, events being raised or accepted by components are also speciﬁed at this
level. In this model, only registered events in a component speciﬁcation can be raised
or accepted by a component. Possible exceptions occurring during the execution of
a system are handled as events with maximum priority. XDF model supports the
speciﬁcation of systems that works either synchronous or asynchronous mode. XDF
model can work synchronously by deﬁning the set of parameters tokensConsumed,
minimumToFire and tokensProduced. If these parameters are not speciﬁed in a
model speciﬁcation, XDF model will work asynchronously. These parameters are
part of the component interface.
Besides the speciﬁcation of system components, the XDF model spec also deﬁnes
how event handling is carried out. For events raised by the system, there are
speciﬁed conditions that should be satisﬁed to raise a speciﬁc event. Events accepted
by the system have speciﬁed actions that should be carried out when an event
occurs. Every speciﬁed event likely to be raised by the system needs a speciﬁcation
with actions to be carried out for handling that event. The XDF approach goes
beyond the proposition of the XDF model spec. To assure the correctness of the
speciﬁcation, both syntax and semantics of the model have been formally deﬁned.
XDF syntax uses XML. In addition, the operational semantics of XDF is used
whenever needed to avoiding possible ambiguities during the execution of the model.
Further details on the XDF semantics are given in [15].
3 The XDF Model Spec
XDF model spec has been developed using XML. The XML has been chosen because
it has easy syntax and provides ﬂexibility. It allows developers to create documents
for storing and sharing information. Data is included in XML documents as plain-
text. Using this ﬂexibility, developers have created documents to represent a large
range of information. Note that these documents must be valid and well deﬁned.
To do so, an XML schema can be used. An XML schema is a textual description
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that uses XML syntax to formalize constraints, which are expressed as rules applied
to a class of XML documents.
To create XDF model spec, XML Schema has been used. An XML schema
can be also viewed as a framework which speciﬁcations can be instantiated from. A
schema can also serve as a validation tool. Herein, it is used to accomplish structural
validation and to assure that XML element and attribute structures meet speciﬁed
requirements. XDF model speciﬁcation is presented using an example. This exam-
ple is meant to explain the creation of a model speciﬁcation. It involves four simple
components: a random number generator, two sorting components and a merging
component. The ﬁrst component is in charge of feeding two sort components with
unsorted numbers at their inputs. After sorting the inputs, the sorting components
send the results to the merging component, in charge of merging the two sorted
inputs. Figure 1 illustrates such example. Events in this system can suspend the
execution of a component provided that a buﬀer overﬂow takes place.
Fig. 1. XDF example system
At the top level, the XDF model speciﬁcation has an element called modelSpec,
which is the root element of our schema. This element has three children elements:
systemName, systemHeader, and systemBody. Figure 2 shows the structure and the
source code deﬁning the modelSpec element.
Fig. 2. modelSpec structure and speciﬁcation
The systemName element speciﬁes the system identiﬁcation and is deﬁned as a
string. Figure 3 also shows the declaration of systemName element in the example.
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The systemHeader is the structure that holds the main declarations of the system
as illustrated in Figure 4. It has four children elements which contains: names of
components (composing an application), ports (through which data is passed from
one component to another), connectors (linking components within system), and
(system) events.
Fig. 3. systemName structure and speciﬁcation
Fig. 4. systemHeader structure
The componentName element contains the names of the components being used.
It is also deﬁned as a string, which also shows how a component name declaration
of a system is made.
Fig. 5. componentName structure and speciﬁcation
The port element is composed of three children elements that specify the char-
acteristics of the port. The portName node speciﬁes the name of the port. The
type of the port, describing data type passing through it (e.g. integer, ﬂoat, string)
is speciﬁed by the portType element. The portCapacity element sets the port size,
i.e. it maximum capacity.
In addition, the connector element has three children elements in the system-
Header : connectorName which specify the connector identiﬁcation; sourceCom-
ponentPort that declares the source of the connector; and, targetComponentPort
which is used to specify the target port of the connector. The structure is shown in
the Figure 7. The event element has two children elements specifying event name
and priority, respectively. Figure 7 also shows the structure of this element.
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Fig. 6. componentName element structure and declaration
Fig. 7. connector and event element structures
The systemHeader element declaration is followed by the systemBody. This
element - systemBody - is composed of one or more deﬁnitions of component elements
as shown in Figure 8.
Fig. 8. systemBody structure
The component element consists of four children elements: componentName, in-
terface, acceptableEvents, and raiseableEvents. A complete component declaration is
shown later. The componentName is the same element speciﬁed in the systemHeader
and is used here to identify the component element being used. The structure is
shown in the Figure 9.
The interface element deﬁnes the interface of a component. This deﬁnition
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Fig. 9. component structure
determines how components communicate with each other in a system. Herein
input and output ports of the component as well as a set of optional conﬁgurable
parameters are deﬁned. In addition, there is a need to declare the generated and
accepted events. The following elements compose the interface element: inPort,
outPort, conﬁgurableParameter, acceptEvent and raiseEvent. The Figure 10 shows
the structure for the interface element.
Fig. 10. interface structure
The inPort element declares the input ports of the component. It has four chil-
dren elements: portName, tokensConsumed, minimumToFire and connectorName.
The portName deﬁnes that a generic system port, declared in systemHeader, will
work as an input to the component. The second and third elements are optional.
These two elements are only speciﬁed in the synchronous mode. The tokensCon-
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sumed element is used to specify the amount of data consumed by a component
after starting its execution. The minimumToFire element is used to specify the
minimum amount of tokens needed to ﬁre a component. The connectorName ele-
ment is used to declare the connector associated with a port. Figure 12 shows the
structure of the inPort element and its children elements.
Fig. 11. inPort structure
Another element of the interface element is outPort. This element describes the
output port of a component. It must be highlighted that a component may not have
an input port, but it must have at least one output port. This can be seen in the
source code of the schema shown in Figure 11, where the structure of the interface
element shows that the only required element is outPort. The outPort has three
child nodes that declare the name of the port, the amount of tokens produced (if it
is working synchronously) and the connector name being used in this port.
Fig. 12. outPort structure
The third child node of interface is called componentParameter. It is used to
declare parameters necessary in the speciﬁcation. This may happen when additional
parameters are passed on to the component. Here both identiﬁer (paramName) and
type of parameter (paramType) must be speciﬁed. It may also be speciﬁed the size
of the parameter (e.g. the length of an array) and its value (e.g. a constant). Figure
13 shows the structure of the componentParameter element.
Fig. 13. componentParameter structure
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The next two elements are acceptEvent and raiseEvent. These two elements are
used to specify the events that a component can accept and raise. A component
only accepts an event if it is declared. As well, a component can only raise an event
if it is registered within this raiseEvent element.
Fig. 14. acceptEvent and raiseEvent structures
Once the acceptable and raiseable events of components are declared, it is neces-
sary to deﬁne the actions to be taken when accepting an event or even the conditions
that must be met to raise an event. This is done within acceptableEvents and in
raiseableEvents elements. The acceptableEvents is in charge of holding the speciﬁ-
cations of the actions that must be taken by the component when a registered event
occurs. It has two children elements: on and doAccept. The on element speciﬁes the
event that will be handled, while the doAccept element speciﬁes the actions to be
taken when an event occurs. Figure 15 shows the structure of the acceptableEvents
element.
While the acceptableEvents declares the actions that must be taken when a de-
termined event occurs, the raiseableEvents element is responsible for declaring the
conditions that must be satisﬁed to raise a speciﬁc event. It is composed of two
children elements: when and doRaise, where the element when holds the declara-
tions of the conditions that must be met to raise the event that is declared on the
element doAccept. Figure 16 shows the structure of raiseableEvents element.
Fig. 15. XDF example system
Fig. 16. raiseableEvents structure
4 XDF Components
The use of components to compose a larger system is not a new concept [16]. When
the term software engineering was coined, the use of program libraries oﬀered to
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developers several beneﬁts. It can be envisaged as the beginning of what is called
today component-based development. A beneﬁt derived from using the XDF model
for developing embedded software involves component reuse.
A component can be seen as an entity that encapsulates a portion of both
system design and implementation. As well, it oﬀers services through well-deﬁned
interfaces. The major beneﬁts concerning software reuse are quality and reduction
of development time. By using XDF model, a reduction of development time is
expected to occur since the developer can reuse software in two ways. First, the
component itself can be reused in several applications. Second, the speciﬁcation
of this component within the model can be reused to create new applications that
use the same component. Note that quality improvement of an application may
indirectly come from using components that have been already tested and used.
The motivation to use components is not only related to reuse, but also to
time-to-market requirements where products need to be released as soon as possi-
ble. Another beneﬁt from using components to develop applications is the ease of
maintenance and update of applications. Components can be easily upgraded or
replaced.
Furthermore, to create an application using XDF, one could assume that com-
ponents are black boxes. Within this context, we know nothing about the internals
of such components, but their functionalities and interfaces. Nevertheless, we make
an assumption that each component must have a life cycle as deﬁned in the oper-
ational semantics of the model. The interfaces of a component must also be well
deﬁned. By having components that meet these constraints one could specify an
application using the XDF Model Spec and, then, have the code generated for this
application.
4.1 Components Life Cycle
XDF components life cycle is composed of a group of states that a component can
stay in during system execution. The XDF component life cycle has two function-
alities:
• It makes possible the creation and execution of run-time schedules.
• It provides support to event handling with state changes of a component.
XDF component life cycle has been created to capture the execution of system
components using XDF. Within this life cycle, components may be in execution,
suspended or waiting to start their execution, which comprise the states shown in
Figure 17.
Initially, all the components are in the inactive state, i.e., the components are
not part of the application yet. When a component is selected from a repository to
make part of the application, it is assumed that such component enters the active
state. This state has a default entry substate called waiting. Figure 17 shows
inactive and active states as well as the select event which causes the transition
from inactive to active.
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Components in the waiting state wait for their ﬁring conditions are satisﬁed to
enter the ready state. The ﬁring conditions are determined by the the XDF model
speciﬁcation at system design time. Right after the ﬁring conditions of a component
are satisﬁed, the trigger event will cause the component to change from waiting to
ready state.
A component does not always need input data to accomplish its computation.
If any component without input ports is selected, then it can go directly from the
inactive to the ready state. This transition happens because such component does
not have to satisfy any ﬁring conditions and can be requested to enter in execution
at any time.
The execution of a system is driven by an entity called system coordinator. It
is in charge of holding the compile time schedules for the system. The coordinator
is in charge of selecting which components will be running using the XDF life cycle
and solving possible problems of, for instance, memory usage. The coordinator is
also responsible for handling the events within the system. By dealing with system
events, the coordinator controls the state transitions of a component. In addition,
it can control the events generated by components during the system execution.
A component in the ready state can enter in execution provided the coordinator
makes a request. This happens through a system event called start, which causes
the component to enter in the running state, as shown in Figure 17. When in the
running state, there are two possibilities for a component state change:
• The suspend event causes the component state to go from running to suspended
state.
• The stop event can lead the component to either waiting or ready states. The
transition taken is based on the number of input ports. If the component does
not have input ports, it returns to the ready state, where it will be able of being
invoked again. If there are input ports, components return to the waiting state,
where it should wait for the ﬁring conditions to be satisﬁed again.
Finally, when a component is in the suspended state, it waits the handling of
events and related actions that caused its entrance in such state. This can take
place if exceptions occur. After this is handled, the component returns to the
running state. This state change is caused by the resume event. The complete
XDF components life cycle is shown in Figure 17.
5 A Case Study
The XDF model has bee applied to a case study involving digital ﬁlters. Digital
ﬁltering is one of the most important functions within the DSP area, being widely
used. Applications including speech, image and video processing are just a few
examples which digital ﬁlters can be applied to.
Generally, digital ﬁlters are used with two main purposes: signal restoration
and signal separation. The ﬁrst case is used when the signal has been distorted
some way. The second one is applied when the signal has been contaminated with
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Fig. 17. XDF Components Life Cycle
interference, noise or even other signals.
A digital ﬁlter works as follows: the analog input signal must ﬁrst be sampled and
digitized using an ADC (analog-to-digital converter). The resulting binary numbers,
representing successive sampled values of the input signal are transferred to the
processor, which carries out numerical calculations on them. These calculations
typically involve multiplying the input values by the coeﬃcients of the ﬁlter and
adding the products altogether. In addition, the results of these calculations, which
now represent sampled values of the ﬁltered signal, can be output to a DAC (digital-
to-analog converter) in charge of converting the signal back to analog form. Note
that in a digital ﬁlter the signal is represented by a sequence of numbers rather than
a voltage or current, generally, used in an analog ﬁlter. Figure 18 show the digital
ﬁltering process.
Fig. 18. Digital Filtering Process
In addition, digital ﬁlters can be classiﬁed as being recursive or non-recursive
ﬁlters. A recursive ﬁlter is that one which, in addition to input values, uses previous
output values as well. These, like the previous input values, are stored in the
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processor memory. A non-recursive ﬁlter is also known as an FIR (Finite Impulse
Response) ﬁlter while a recursive ﬁlter as an IIR (Inﬁnite Impulse Response) ﬁlter.
An FIR ﬁlter is one whose impulse response is of ﬁnite duration. An IIR ﬁlter is
one whose impulse response theoretically does not terminate because the recursive
(previous output) terms feed back energy into the ﬁlter input and keeps it working.
Besides an impulse response, digital ﬁlters also have a step response and a fre-
quency response. Each of these three responses provides complete information about
the ﬁlter, but in diﬀerent forms. If one out of three is speciﬁed, the other two can
be directly obtained. All these three representations are important because they
describe how a ﬁlter will react under diﬀerent circumstances.
Another important characteristic of digital ﬁlters is the ﬁlter length. The length
of a recursive ﬁlter is the largest number of previous input or output values required
to compute the current output. As for the non-recursive (FIR) ﬁlters, they use only
the current and previous inputs to compute the current output. In such case the
length of a FIR ﬁlter is the number of previous inputs (stored in the processor
memory) used to calculate the current output. Moreover, ﬁlters may be of any
order from zero upwards.
Other characteristic of digital ﬁlters comprises the coeﬃcients. The values of
these coeﬃcients determine the characteristics of a particular ﬁlter. Both FIR and
IIR ﬁlters need these coeﬃcients in order to do their job. There are several ways to
calculate the coeﬃcients of a ﬁlter. However, this is out of scope of this paper. The
system being used here is one designed to improve the signal-to-noise ratio (SNR)
of an input signal. A noise often causes degradation in terms of speech quality
and intelligibility. So noise reduction or even its removal is an important feature to
improve the quality of a signal in DSP applications.
In the example shown in Figure 19, a system receives an input signal and one
out of three FIR lowpass ﬁlters is selected according to the system needs. A fourth
component appearing in the model is called SNR. This component is in charge of
selecting one out of three digital ﬁlters. The system is presented in terms of its
components. A component called NG (Noise Generator) appears on the bottom
left of Figure 19. This component is used here only to create and insert noise in the
signal. Note that it can be envisaged as a subsystem of a larger system.
The SNR is the component which selects one ﬁlter out of three that will be
applied to the input signal. An FIR ﬁlter will be selected according to the needs
the SNR component has detected. Herein the need for improving the signal-to-noise
ratio is considered. These ﬁlters are usually used to remove Gaussian white noise
present in the signal.
The FIR ﬁlter components in this example are all lowpass ﬁlters. The ﬁr lpf24
component is a 24-point ﬁlter which uses the Parks-McClellan method to generate
the coeﬃcients. The ﬁr lpf35 is a 35-point ﬁlter which coeﬃcients have been also
generated using the Parks-McClellan method. Figure 20.a shows the frequency re-
sponse of this component. Both ﬁlters have a 0.19 cutoﬀ. Consider the following
analysis: by increasing the length of the ﬁlter a better result can be achieved ac-
cording to the 70-point and the 128-point ﬁlter frequency responses shown in ﬁgure
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21.a and 21.b, respectively. Note that the larger the ﬁlter, the better the results
achieved. However, system performance can be reduced.
Fig. 19. Digital Filtering System
The third ﬁlter, the ﬁr lpf37k, has been developed using the Kaiser Window
method. It is a 37-point ﬁlter, with a 0.19 cutoﬀ. Figure 20.b shows the frequency
response of the ﬁr lpf37k component. The same analysis carried out with the two
previous components is done again. That is, the larger the ﬁlter, the better the
results achieved. However, this impacts on resulting performance. Figures 22.a and
22.b show the frequency responses for the 70-point and the 128-point ﬁlters that
use the Kaiser Window method.
For instance, the application of the ﬁr lpf35 component to a sine wave signal
added with Gaussian white noise and a standard deviation of 0.2 caused an im-
provement of approximately 4dB in the signal-to-noise ratio.
5.1 Code Generation
To compose this example, third party components implemented in C language have
been used. The resulting application had its C code successfully generated by our
code generation tool based on the XDF speciﬁcation. Note again that the XML
closing tags are removed to give a better comprehension.
It is worth observing that the main purpose of this tool is to help the development
of applications that make use of the XDF model. Its main functionality is the code
generation from XDF speciﬁcations.
When using the tool, C code is generated from the XDF model spec created
previously. The tool also allows the edition of a model spec. The C language has
been chosen in part because it is widely used in the DSP area. Other reason for
using C language is the performance it can provide.
The code generated by this tool can also be optimized in such way to meet
further constraints of a target system. Generally, there are restrictions regarding
the memory required to execute embedded software.
Figure 23 illustrates partially our code generation tool prototype. It has a simple
user interface. The left hand side pane contains the original XDF model spec, which
was opened from the digitalﬁlters.xml ﬁle. The generated code is shown on the
right hand side pane. The code can then be saved to an appropriate .c or .cpp ﬁle.
To generate the code from the XDF speciﬁcation, a mapping procedure is used.
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Components, ports, connectors, and other entities of the model speciﬁcation have
been mapped.
It is worth highlighting that we can use either our components or third party
components in the XDF model speciﬁcation and generate C code from this spec-
iﬁcation. This can be done by knowing only the interfaces of those components.
A beneﬁt of our approach is that components can be reused, which results in de-
velopment time reduction. Component selection from a repository, according to its
nonfunctional requirements and properties, as well as semi-automated component
composition from code templates is discussed in [23].
Fig. 20. a. Frequency response of ﬁr lpf35 component Parks−McClellanmethod. b. Frequency response
of ﬁr lpf37k component KaiserWindowmethod
Fig. 21. a. Frequency response of 70-point FIR Parks − McClellanmethod. b. Frequency response of
128-point FIR Parks−McClellanmethod.
6 Related Works
Models of computation have been used within embedded software design to provide
a set of rules that govern the interactions between components. It can also be
viewed as a conceptual framework in which a design is built from the composition
of components. Each model has its advantages and limitations, being suitable to
an application domain due to its speciﬁc requirements.
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Fig. 22. a. Frequency response of 70-point FIR KaiserWindowmethod. b. Frequency response of 128-point
FIR KaiserWindowmethod
Fig. 23. Code Generation Tool Screenshot
6.1 Dataﬂow (DF)
Dataﬂow (DF) model of computation presents a diﬀerent paradigm where the com-
putation is data driven. In this model, actors are considered as atomic entities
carrying out indivisible computations. These actors only start computing when all
the input data needed for a computation is available. It is a powerful model to
support parallel computation. This model appeared as one of the ﬁrst attempts for
exploring parallelism in programs [2,3,4].
The DF model is widely used in digital signal processing applications. It, gen-
erally, uses block diagrams as a mechanism to graphically describe and explain the
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algorithms of signal processing. This can make easy the visualization of complex
systems, organizing the system in blocks of components. Two important issues of
the DF model are the support for concurrency and the lack of synchronism. These
characteristics are present because the DF model depends upon the data availability.
As a result, several components can be ready for execution simultaneously giving
support to concurrency. DF model can be mapped to software speciﬁcations and,
speciﬁcally, embedded software.
The existing concurrency in the DF model is kept in the XDF model. However
the synchronism characteristic of the model may be changed according to the needs.
If used synchronously, characteristics of the SDF model are kept as long as the data
consumed and produced by each component is speciﬁed in advance.
6.2 Synchronous/Reactive (SR)
The SR model [17] deals eﬃciently with concurrent models using irregular events. In
this model, connections between components contain values associated with system
global time. Due to this characteristic all components have the same notion of
time within the system. Components represent the relationship between inputs and
outputs of a system at each time unit. The SR model is appropriate to applications
that have concurrent and complex logical control as, for instance, critical systems.
Examples of languages using SR model are Esterel [18] and Signal [19].
XDF was designed to have a real-time event handling, where events are handled
when raised by the system or components. The event handling uses the XDF com-
ponent life cycle when solving an event, changing the state of components involved
with the event handling.
6.3 Discrete Events (DE)
The DE model provides a useful abstraction for real-time systems. Milner [9] and
Hoare [10] proposed the initial studies in this area. Later, Lee [11] proposed a model
for studying and handling discrete events. In this model, connections represent a
group of atomic events (indivisible) put along a timeline. Each event receives a
pair (value, time), where time is used for determining the occurrence of an event.
Events with the same times are ordered based on data precedence. Similarly to the
SR model, a solid notion of global time exists. However, the main diﬀerence is the
importance given to the time between events within a system.
The DE model is largely used for hardware speciﬁcation and for telecommunica-
tions systems simulation. The DE model has been applied in several environments,
simulation languages, and hardware description languages such as VHDL [20] and
Verilog [21]. However, the DE model may present a high implementation cost in
terms of software.
Although the DE model deals eﬃciently with events along a timeline, an event
can be only generated and handled according to its time stamped in the pair (value,
time). In XDF events can be raised at any instant in the system execution inde-
pendent of a timeline.
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6.4 Finite State Machine (FSM)
The FSM [22] model diﬀers from others because it is a strictly sequential model.
In this model, a state can be considered a component. During the execution of the
model only one state can be active at a time. Connections between components are
represented as transitions. The execution of this model can be viewed as navigation
between system states as transitions get ﬁred. The FSM model is appropriate to
describe the control logic in embedded systems and, more speciﬁcally, in critical
systems. It can be used to predict the behavior of a system provided that a formal
analysis can be made. It can also be easily mapped to hardware and software
implementations. Despite its limitations, FSM model is highly used to compose
heterogeneous models of computation because of the predictable behavior it provides
to a system.
XDF uses a similar idea of states in the component life cycle. All the states a
component can be in during its execution are described. System events are respon-
sible for state transition during the system execution. As a result, a component can
have a predictable behavior within a system.
7 Final Remarks
This paper presents an approach of using the XDF model of computation, which may
be used to create applications based on dataﬂow with support to event handling.
It has been suitable for embedded software, such as DSP applications using digital
ﬁltering. XDF model has shown to be suitable with the examples it has been applied
to. At present, examples involving digital ﬁlters have used this model for validation
purposes.
XDF model development considers the component-based design approach. Note
that we may use third party components, already tested and used in other applica-
tions, as long as it satisﬁes nonfunctional requirements of the application at hand.
Nevertheless, it can only be done by knowing the component functionality and its
communication interface.
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